Electrical readout of spin qubits requires fast and sensitive measurements, which are hindered by poor impedance matching to the device. We demonstrate perfect impedance matching in a radiofrequency readout circuit, using voltage-tunable varactors to cancel out parasitic capacitances. An optimized capacitance sensitivity of 1.6 aF/ √ Hz is achieved at a maximum source-drain bias of 170 µV root-mean-square and with a bandwidth of 18 MHz. Quantum dot Coulomb blockade is measured in both conductance and capacitance, and the two contributions are found to be proportional as expected from a quasistatic tunneling model. We benchmark our results against the requirements for single-shot qubit readout using quantum capacitance, a goal that has so far been elusive.
I. INTRODUCTION
Measuring the quantum state of an electronic device with high fidelity requires sensitive, fast, and noninvasive readout. If the state can be mapped to an electrical impedance, this can be achieved using radio-frequency reflectometry of an electrical resonator incorporating the quantum device [1] . This permits rapid readout of charge sensors [2, 3] , spin qubits [4] , and nanomechanical resonators [5] , as well as complex impedance measurements of quantum dot circuits [6] [7] [8] [9] [10] [11] . For optimal sensitivity, which can approach the quantum limit [12] , impedance matching between the device and the external circuitry is essential to maximize power transfer between them [13] . This is made challenging by the large resistance typical of quantum dot devices ( 100 kΩ, compared with usual line impedance Z 0 = 50Ω), and by parasitic capacitances in the matching circuit which vary unpredictably between devices.
We present a circuit that achieves controllable perfect matching with a high device impedance, even accounting for parasitics. Voltage-tunable capacitors allow in situ tuning of the matching condition [14, 15] and an absolute calibration of the capacitance sensitivity. We measure the complex impedance of a Coulomb-blockaded quantum dot, finding that the capacitance changes in proportion to the conductance. This relation is in agreement with a quasi-static model of electron tunneling.
II. REFLECTOMETRY WITH PERFECT IMPEDANCE MATCHING
We implement the matching scheme using as the device under test a gate-defined GaAs quantum dot, measured in a dilution refrigerator as shown in Fig. 1(a) .
The impedance matching network is realized with a chip inductor L and capacitors C M , C D , C S , forming a resonant circuit incorporating the device. To make a reflectometry measurement, a radio-frequency signal with frequency f C , injected at port 1 of the cryostat, is coupled via a directional coupler to the matching network input. The reflected amplified signal is returned to port 2. From the amplitude and phase of this signal, the reflection coefficient of the resonant circuit and therefore the complex impedance of the device can be deduced. A roomtemperature homodyne detection circuit demodulates a chosen quadrature of the reflected signal to a DC signal V D . Simultaneous DC transport measurements are made using a tee to apply a bias voltage V bias .
In previous work [1-3, 6, 7, 14] , the impedance match is usually hindered by parasitic capacitances. Even with careful engineering, sample wiring typically contributes a sample capacitance C S 0.3 pF in parallel with the device [17] . In our experiment, these parasitic capacitances are mitigated by adding a matching capacitors C M and a decoupling capacitor C D at the input of the matching network. This is illustrated in Fig. 1(b) to (e), which show simulated reflection coefficient Γ as a function of frequency for typical device parameters. With no matching capacitor ( Fig. 1(b) and (c)), perfect matching (indicated by zero reflection) is achieved only for one value of C S , in this case 0.14 pF. With a parasitic capacitance above this value, perfect matching cannot be achieved at any carrier frequency f C , degrading the sensitivity. One approach to restore matching is to increase the inductance L; however, this reduces the readout bandwidth, and more problematically introduces self-resonances of the inductor close to the operating frequency. Our approach is to introduce the capacitor C M to cancel out a reactive contribution to the impedance. By increasing C M , a perfect match can be achieved even with a much larger value of C S ( Fig. 1(d) and (e)). In this scheme, the A gate-defined quantum dot (electron micrograph right, with ohmic contacts denoted by boxes) is coupled to an impedance matching network formed from an inductor L (223 nH), variable capacitors CS and CM (tuned through the circuit shown in the inset), and fixed capacitor CD (87 pF). Parasitic losses in the circuit are parameterized by an effective resistance R. To probe the matching network, a radio-frequency signal is injected at port 1, passed via a directional coupler, and after reflection and amplification received at port 2. The reflected signal is demodulated at room temperature to a DC voltage VD by mixing it with a local oscillator; by adjusting the phase shift φ, different quadratures of the signal can be detected. Alternatively, the signal is measured using a network analyser or spectrum analyser. A bias resistor allows measurements of the device current I with DC bias V bias . (b), (c) Simulation with no matching capacitor (CM = 0). Voltage reflection coefficient Γ is plotted as a function of frequency for different values of sample capacitance CS, as magnitude (b) and as a Smith chart [16] (c). The effective resistance is taken as R = 20 Ω, the device resistance as 1 GΩ, and specified non-idealities of the inductor are included (see Supplementary Information). The capacitance of the device is taken as included in CS. Perfect matching occurs when Γ crosses the origin of the Smith chart (|Γ| = 0). With these parameters, this is achieved only when CS = 0.14 pF, less than typical parasitic values. (d), (e) Simulated reflection for varying CM. Perfect matching can be achieved even for a realistic large value of CS (here at CM = 13.5 pF for CS = 2.2 pF). In (c) and (e), grey contours on the Smith chart indicate constant real or imaginary circuit input impedance.
purpose of C D is to increase slightly the quality factor Q of the circuit by decoupling it from the input. This scheme is implemented using varactors (Macom MA46H204-1056) for C M and C S , controlled by voltages V M and V S , so that the parameters of the matching network can be tuned in situ (Fig. 2) . The device under test is a laterally defined quantum dot [18] , fabricated by patterning Ti/Au gates over a GaAs/AlGaAs heterostructure containing a two-dimensional electron gas (depth 90 nm, mobility 125 m 2 V −1 s −1 , carrier concentration 1.31 × 10 15 m −2 ). The device chip was bonded to a printed circuit board mounted with components of the matching circuit. Bias voltages for the varactors and the quantum dot gates were applied through filtered wires with a bandwidth ∼ 100 kHz. A bias tee (not shown) allowed a high-frequency signal to be added to V L for characterization at higher frequency.
At a refrigerator temperature T MC = 1 K, gate voltages were set to pinch off the quantum dot completely (device resistance > 200 MΩ). The quality of the impedance match in this configuration was probed by measuring the transmission S 21 between ports 1 and 2, which is proportional to Γ. With C M set to the upper end of its range (C M ∼ 14 pF), Fig. 2(a) shows S 21 as a function of frequency for different values of V S . As V S is increased, the resonance frequency f 0 increases, confirming the change in C S . The quality of the match depends strongly on C S , with a minimum in the reflected power near V S = 13.5 V. From fits to these data using a simple circuit model, parameters can be estimated as follows (see also Supplementary Information): From the trace with V S = 13.5 V, the tuned capacitances C M and C S , the effective resistance R characterizing parasitic losses, and the cable insertion loss can be extracted. Traces for other values of V S are then well reproduced using only C S and R as free parameters. Perfect matching is achieved at f C ≈ 211 MHz and, according to this model, with C S ≈ 2.78 pF. Using the inferred insertion loss and the known amplifier gain, which give the proportionality constant between S 21 and Γ, the complex reflection coefficient Γ can be plotted on a Smith chart (Fig. 2(b) ). As V S is tuned, the traces cross the origin, confirming that the minimum seen in Fig. 2 (a) indeed indicates a perfect match.
III. CHARACTERIZING THE CAPACITANCE SENSITIVITY
The ability to tune the circuit into perfect matching allows for highly sensitive capacitance measurements. This is demonstrated in Fig. 3 , which characterizes the sensitivity by detecting the response to a known capacitance change. A sinusoidal signal with root-mean-square (RMS) amplitude V m and frequency f m = 1.75 kHz was added to V S to modulate C S by a known amount δC (see Supplementary Information). Modulating C S we guarantee that the response is purely capacitive, unlike modulations on the quantum dot impedance that result in both a capacitive and a resistive response. As a result of this modulation of C S , the power P detected at port 2 shows sidebands at f C ± f m ( Fig. 3(a) ). From the height of the sidebands above the noise floor, the sensitivity is given by
, where SNR is the sideband signal-to-noise ratio expressed in dB and ∆f is the resolution bandwidth [19] . Over the range of varactor settings measured, S C is found to change by a factor > 15, with the best sensitivity close to perfect matching as expected ( Fig. 3(b) ). This dependence is reproduced well by the same circuit model as above (see Supplementary Information). In agreement with the model, S C is optimized when f C is set to the resonance frequency f 0 (Fig. 3(c) ). The optimum sensitivity, attained at V S = 13.5 V and f C = f 0 = 210.75 MHz, is S C = 1.6 aF/ √ Hz. In characterizing the sensitivity, it is crucial to take account of measurement backaction. With larger applied power or improved matching, the capacitance sensitivity can be improved at the price of a larger voltage drop across the device, potentially disturbing the state being measured. The figure of merit is therefore not simply S C but the product S C V 0 , where V 0 is the RMS excitation voltage at the device (see Supplementary Information). This is plotted in Fig. 3 (b), with V 0 calculated from the carrier power using the circuit parameters from Fig. 2 . For all data in Fig. 3 , the carrier power P 1 at port 1 was set to −29 dBm and near perfect matching V 0 = 117 ± 54 µV RMS , i.e the maximum bias applied was approximately 170 µV RMS . The figure of merit S C V 0 is minimized at the same circuit tuning as S C , confirming that the optimal configuration of the circuit is indeed close to perfect matching. Note that minimizing S C V 0 is not achieved by minimizing C S , but by setting C S to achieve perfect matching.
IV. MEASURING THE QUANTUM DOT IMPEDANCE
We now turn to measurements of the quantum dot. First, we confirm that the impedance of the device itself can be measured with good sensitivity and bandwidth. Gate voltages were adjusted to the flank of one Coulomb peak at a point of maximum transconductance. With a modulation voltage now applied to a gate, Fig. 4(a) shows the sideband SNR as a function of f C for two different varactor settings. Again, the perfect matching condition (still corresponding to V S =13.5 V) yields a bigger SNR. Figure 4 (b) shows SNR as a function of f m , from which the readout bandwidth can be extracted; this is found to be 34 MHz at V S = 9 V and 18 MHz at V S =13.5 V. These data confirm that the readout bandwidth is set by the Q factor of the circuit, and that the tradeoff between bandwidth and sensitivity can be tuned via a varactor.
Next, the stability diagram of the quantum dot is measured (see Supplementary Information). With the circuit cooled to T MC = 20 mK, simultaneous measurements of the DC transport conductance and the demodulated signal V D are shown as a function of V L and V bias (Fig. 4(c) and (d)). Coulomb blockade diamonds are evident in both Fig.4(c) and (d) . The similarity between these plots shows that changes in the quantum dot impedance are well captured in reflectometry. Although the setup is optimized for capacitance sensitivity measurements, we can also operate our device as a single-electron transistor and estimate its charge sensitivity. The charge sensitivity was calculated from the measured SNR at a given bandwidth and the charge modulation, estimated from the modulation amplitude and the Coulomb peak spacing [1] , in an analogous expression to the one used for S C . We obtain ∼ 1650 µe/ √ Hz with a maximum V 0 of 144 µV RMS . For Si transistors, the state-of-the-art value of 37 µeHz −1/2 was achieved with an applied voltage to the RF gate of 0.5 mV [11] . Our diminished charge sensitivity reflects the smaller RF bias, the smaller lever arm and the life time broadening of the Coulomb peaks with respect to ref. [11] .
In the data of Fig. 4(d) , the demodulated signal is sensitive to both conductance and capacitance of the quantum device. To isolate the capacitance C dot , we measure V D as a function of the phase shift φ applied in the demodulation circuit. Figure 5 (a) shows traces measured on and off a Coulomb peak, showing the phase shift associated with the quantum capacitance. To extract C dot from the measured phase shift, is not sufficient simply to assume they are proportional, because changes in the quantum dot conductance also lead to a phase shift; however, using the measured DC conductance G It is evident that the quantum dot capacitance is proportional to the conductance. This reflects the fact that both quantities are proportional to the density of states of the quantum dot (see Supplementary Information). This contrasts with previous measurements where the tunnel barriers are more opaque and non-proportionality between conductance and capacitance can be observed [7, 20] . This is the case, for instance, when the quantum dot dynamics is dominated by the quantum charge relax- ation effect [21] , evidenced in RF conductance measurements. This rich phenomenology [22] [23] [24] [25] can be explored with our setup.
V. DISCUSSION
These sensitive measurements of quantum dot impedance are promising for readout of singlet-triplet spin qubits in a double quantum dot. Using quantum capacitance for readout of a singlet-triplet obviates the need for a charge sensor [6] , which is attractive for scalable two-dimensional architectures. However, although the theoretical sensitivity of this technique [26] allows for single-shot readout in a few microseconds, practical sensitivities have been found to be well below this, in part because of poor impedance matching.
Estimating the difference in quantum capacitance [6] between qubit states as ∼ 10 fF, our measured sensitivity S C = 1.6 aF/ √ Hz would at first sight indicate single-shot readout with unit SNR in integration time T meas ∼ 13 ns. Crucially, this sensitivity is achieved with a maximum bias V 0 ≈ 170 µV RMS , which is smaller than the typical singlet-triplet splitting in a qubit device [27] , and therefore does not induce charge relaxation in the triplet manifold. However, this calculation does not take into account the fact that the quantum capacitance peaks in a narrow bias range near zero detuning. The single-shot readout time should instead be estimated by comparing the product S C V 0 , which characterizes the sensitivity to charge induced on the source electrode, with the actual charge λe induced by electron tunneling, where λ is the lever arm. Taking λ = 0.3 from Fig. 4 and the mean value of S C V 0 close to perfect matching, we find that unit SNR requires T meas ∼ 64 µs. Since this is about twice the singlet-triplet qubit relaxation time [28] in GaAs, further improvements will be required to achieve single-shot readout. Our approach can be improved by optimizing remaining geometric capacitance in the circuit, by using superconducting inductors to increase the quality factor [10, 29] , and by using a superconducting amplifier with drastically reduced noise temperature [30] .
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I. CIRCUIT SIMULATION OF THE MATCHING NETWORK
The fits in Fig. 2 are obtained using the circuit model shown in Fig. S1 . The three capacitors C S , C D and C M are taken as simple lumped elements, each incorporating any parasitic capacitance in parallel with the varactor. The inductor is modelled as a network of elements as shown, which simulate its self-resonances and losses. Other losses in the circuit are modelled by an effective resistance R. The device under test is taken as a parallel RC circuit. The reflection coefficient Γ is then equal to
where Z tot is the total impedance from the circuit's input port and Z 0 = 50 Ω is the line impedance. We relate the measured transmission S 21 to Γ by assuming a constant overall insertion loss A, incorporating attenuation in the cryostat lines, the coupling of the directional coupler, and the gain of the amplifier, such that
Fitting to Eq. (S1), we take C D = 87 pF from the known component value; take
, R C = 25 Ω and C L = 0.082 pF from the datasheet of the inductor; and assume R dot = 1 GΩ and C dot = 1 aF for a pinched-off device. Fit parameters are then A, C M , R, and C S . From the fit at V S = 13.5 V, we obtain A = −27.6 ± 0.3 dB and C M = 14.5 ± 0.9 pF. For other fits, we hold these values constant; extracted values for C S and R at each voltage are plotted in Fig. S2 .
Below 1 K this GaAs junction varactor shows a delayed response to the tuning voltage, making acousticfrequency modulation unreliable at T MC = 20 mK. Nevertheless, it continues to act as a radio-frequency capacitor, although with diminished and temperaturedependent tuning range.
For this reason, exact impedance matching could not be achieved at 20 mK on this cooldown; that would require increasing the geometrical contribution to C S or decreasing that to C M . 
II. CIRCUIT SENSITIVITY
In this section we give further details of how the sensitivities in Fig. 3 are measured and simulated. A. Measuring the sensitivity For the sensitivity measurement in Fig. 3 , we determine the root-mean-square (RMS) capacitance modulation δC S as follows. From a measurement of |S 21 | as a function of f C and V S (Fig. S3(a) ), we extract the resonance frequency f 0 (V S ), defined as the location of the minimum at each voltage. Approximating that
we relate δC S to the RMS varactor modulation voltage V m by:
where df 0 /dV S is taken as a smoothed numerical derivative of the measured f 0 (V S ) (Fig. S3(b) ). Although Eq. (S2) applies strictly only for a simple LC resonator, we have confirmed numerically that this procedure gives a good approximation for dC S /df 0 in our circuit model.
B. Simulating the sensitivity
Taking the amplitude of the incident signal as V 0 in , the reflected signal from the matching network is:
In response to a change δC S in the capacitance, the reflection coefficient changes by δΓ, leading to a change in reflected voltage:
giving for the variance in V r
The sensitivity is defined as the root-mean-square δC S per unit bandwidth for which δV Assuming that the system noise is dominated by the amplifier noise temperature T N and that there are no losses between the matching circuit and the amplifier input, we obtain:
where k is Boltzmann's constant. This is the formula used to simulate S C in Fig. 3 . In this simulation, we took the amplifier noise from the manufacturer's specification, giving T N = 3.7 K. We calculated dΓ dCS numerically using the same circuit model as above, taking parameters from fits as in Fig. 2 . The signal level to the matching circuit, V 0 in , is in principle known from the applied power P 1 = −29 dBm and the insertion loss in the injection line. However, we find that the fits in Fig. 2 yield an overall insertion loss (A = −27.6 ± 0.3 dB) that is greater than the sum of the fixed attenuators on the injection line (-31 dB), the coupling of the directional coupler (-20 dB), and the specified amplifier gain (+32 dB). This implies a distributed additional insertion loss of ∼ −8.6 dB, with a corresponding uncertainty in the value of V 0 in . For the simulations in Fig. 3 , we assumed this contribution was distributed equally before and after the matching network, but the possibility of unequal distribution dominates the error bars in simulated S C and S C V 0 .
C. The figure of merit for readout bandwidth
In the main paper, we stated that the figure of merit for a dispersive qubit readout circuit is not the capacitance sensitivity S C , but rather the product S C V 0 . In this section, we justify this statement. For any transition being measured, such as the inter-dot transition in a double-dot qubit, the quantum capacitance peaks in a window about zero detuning. Although Eq. (S4) predicts an improving capacitance sensitivity with increasing incident signal, once the detuning excitation becomes larger than the peak width, over most of the detuning cycle the device is configured to have zero capacitance. The benefit of the larger drive voltage is therefore lost.
To calculate the bandwidth with which the inter-dot transition can be resolved, we note that the average capacitance over the RF cycle is C = ∆q ∆V where ∆V = 2 √ 2V 0 is the peak-to-peak voltage on the source electrode and ∆q is the change in electrode charge over the cycle. The maximum value of ∆q is achieved when V 0 is set much larger than the peak width, and is given by ∆q = λe, where λ is the lever arm. The readout bandwidth ∆f for unit SNR then satisfies:
For given lever arm, the figure of merit is therefore given by S C V 0 , which from Eq. (S4) is fixed by the circuit parameters independent of the incident power. For the optimum tuning of this circuit, we have S C V 0 = 1.2 × 10 −3 e/ √ Hz, so for λ = 0.3 we could achieve unit SNR for single-shot readout in bandwidth ∆f = 7.8 kHz, or an integration time of 64 µs.
III. CARRIER SIGNAL POWER
The carrier power in Fig. 4(a) was chosen separately at each frequency f C to avoid broadening the Coulomb Fig. 4 (a) and (b) were performed. For these data, VS = 13.5 V, fC = 211 MHz, and V bias = 100 µV. The dashed line indicates the threshold carrier power PT; for P1 < PT no detectable broadening of the Coulomb peak is observed. (b) Measured PT (points) as a function of carrier frequency for VS = 9 V (triangles) and VS = 13.5 V (circles). Solid lines are Lorentzian fits from which values of P1 were chosen for the SNR measurements in Fig. 4(a) .
peak. Fig. S4(a) shows this peak broadening for increasing P 1 for a typical combination of f C and V S . For each such combination, a threshold power P T is extracted, defined as the largest power for which no peak broadening could be detected. Figure S4 (b) shows how this threshold power depends on f C for two different V S settings. Each dataset is fitted to a Lorentzian to define a function P T (f C , V S ). This is the carrier power chosen in Fig. 4(a) .
IV. MEASUREMENT OF THE QUANTUM DOT CAPACITANCE
To determine the device capacitance C dot as in Fig. 5(b) , we begin by measuring |S 21 (f C )| with V L set so that the device is pinched off. In this situation, we assume that C dot = 0. Fitting as in Fig. 2 , we obtain C S = 2.673 ± 0.005 pF, C M = 15.0 ± 0.8 pF, R = 11.7 ± 0.9 Ω and A = −24.9 ± 0.2 dB. The differences from the values at 1 K indicate that parasitic losses are reduced at 20 mK.
Given these circuit parameters, the phase of the reflected signal for other V L settings is determined entirely by C dot and R dot . From the measured phase shift as a function of V L , obtained by fitting curves similar to Fig. 5a , and assuming R dot = 1/G DC dot , we numerically evaluate C dot to obtain the values plotted in Fig. 5(b) .
V. PROPORTIONALITY BETWEEN QUANTUM DOT CAPACITANCE AND CONDUCTANCE
This section presents a simple model which explains the relationship between G DC dot , G RF dot and C dot . We consider a quantum dot coupled to left and right leads by tunnel rates Γ L and Γ R respectively, and assume the lowtemperature limit kT MC / Γ R , Γ L . The linear DC conductance can then be written
where ρ is the quantum dot density of states, F is the the Fermi level and V L the gate voltage that allows us to control the electrochemical potential of the quantum dot [1] . We now consider a time-dependent voltage V (t) = √ 2V 0 cos ωt applied to the left lead. The current that flows in response to this voltage is not in general [2, 3] determined by Eq. (S6). However, so long as ω Γ L , Γ R , electron tunnelling occurs instantaneously on the timescale of the oscillating voltage and there is no additional dissipation due to the time dependence. From the width of the smallest Coulomb peak in Fig. 5(b) , we deduce Γ L + Γ R ∼ 30 GHz, and therefore this assumption is justified. The RF conductance is therefore the same as the DC conductance:
A capacitance arises because the quantum dot charges and discharges in response to the RF voltage. The charge on the dot is
where Q 0 is the charge with no bias, e is the elementary charge, and κ is the occupation probability of a state in the transport window. To supply this charge, the current from the left lead is I(t) = βQ(t)
with β a constant which parameterizes how much of the charge tunnels from the left lead, as well as how plasmonic screening currents triggered by tunneling events are distributed in the circuit [4] . We identify this current as due to a capacitance
Comparing with Eq. (S6), we see that
This is consistent with Fig. 5 , provided that the proportionality constant stays approximately equal as a function of V L . From the fact that the proportionality constant is similar over adjacent Coulomb peaks, we deduce that βκ increases with increasing V L at approximately the same rate as (Γ L + Γ R )/Γ L Γ R decreases.
